

Refine Search

Search Results -

Term	Documents
(11 AND 24).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	0
(L24 AND L11).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	0

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L30

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Thursday, April 26, 2007 [Purge Queries](#) [Printable Copy](#) [Create Case](#)

<u>Set</u> <u>Name</u> side by side	<u>Query</u>	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
<u>L30</u>	L24 and l11	0	<u>L30</u>
<u>L29</u>	L24 and l10	2	<u>L29</u>
<u>L28</u>	L24 and l9	0	<u>L28</u>
<u>L27</u>	L24 and l8	10	<u>L27</u>
<u>L26</u>	L24 and l7	14	<u>L26</u>
<u>L25</u>	L24 and l6	15	<u>L25</u>
<u>L24</u>	l5 and context\$1	42	<u>L24</u>
<i>DB=PGPB,USPT; PLUR=YES; OP=OR</i>			
<u>L23</u>	l5 and l11	1	<u>L23</u>
<u>L22</u>	l5 and l10	2	<u>L22</u>
<u>L21</u>	l5 and l9	0	<u>L21</u>

<u>L20</u> 15 and 18	10 <u>L20</u>
<u>L19</u> 15 and 17	15 <u>L19</u>
<u>L18</u> 15 and 16	16 <u>L18</u>
<u>L17</u> 14 and 111	1 <u>L17</u>
<u>L16</u> 14 and 110	3 <u>L16</u>
<u>L15</u> 14 and 19	0 <u>L15</u>
<u>L14</u> 14 and 18	14 <u>L14</u>
<u>L13</u> 14 and 17	17 <u>L13</u>
<u>L12</u> 14 and 16	18 <u>L12</u>
<u>L11</u> (716/15-19)![CCLS]	3846 <u>L11</u>
<u>L10</u> (712/220-222)[CCLS]	1002 <u>L10</u>
<u>L9</u> (709/220-222)![CCLS]	4061 <u>L9</u>
<u>L8</u> (718/106-108)[CCLS]	1478 <u>L8</u>
<u>L7</u> (712/23-248)[CCLS]	11681 <u>L7</u>
<u>L6</u> (712/2-300)[CCLS]	13285 <u>L6</u>
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>	
<u>L5</u> L4 and branch\$3	47 <u>L5</u>
<u>L4</u> L3 near55 12	77 <u>L4</u>
<u>L3</u> (alu\$1 or unit\$1 or micro near1 engine\$1 or engine\$1 or function\$3 or block\$1 or adders\$1 or multipl\$7) near25 general near1 purpose	49743 <u>L3</u>
<u>L2</u> (two or dual or plural\$7 or multipl\$7 or second) near8 thread\$3	276023 <u>L2</u>
<i>DB=USPT; PLUR=YES; OP=OR</i>	
<u>L1</u> 6223208.pn.	1 <u>L1</u>

END OF SEARCH HISTORY


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "((thread* <and> branch* <and> (parallel*, concurrent*, simultaneopus*))<in>meta..."

☒ e-mail

Your search matched 55 of 1557368 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

[View Session History](#)
[New Search](#)

» Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

☐ Check to search only within this results set

 Display Format: ☒ Citation ☐ Citation & Abstract

☒ view selected items

[Select All](#) [Deselect All](#)
[View](#)

- 1. The impact of incorrectly speculated memory operations in a multithreaded architecture**
 Sendag, R.; Ying Chen; Lijia, D.J.;
[Parallel and Distributed Systems, IEEE Transactions on](#)
 Volume 16, Issue 3, Mar 2005 Page(s):271 - 285
 Digital Object Identifier 10.1109/TPDS.2005.36
[AbstractPlus](#) | Full Text: [PDE\(1616 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- 2. Using incorrect speculation to prefetch data in a concurrent multithreaded processor**
 Ying Chen; Sendag, R.; Lija, D.J.;
[Parallel and Distributed Processing Symposium, 2003. Proceedings. International](#)
 22-26 April 2003 Page(s):9 pp.
 Digital Object Identifier 10.1109/IPDPS.2003.1213177
[AbstractPlus](#) | Full Text: [PDE\(276 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- 3. Branch classification to control instruction fetch in simultaneous multithreaded architecture**
 Knijnenburg, P.M.W.; Ramirez, A.; Latorre, F.; Larriba, J.; Valero, M.;
[Innovative Architecture for Future Generation High-Performance Processors and Systems, 2002. In](#)
[on](#)
 10-11 Jan. 2002 Page(s):67 - 76
 Digital Object Identifier 10.1109/IWIA.2002.1035020
[AbstractPlus](#) | Full Text: [PDE\(363 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- 4. Difficult-path branch prediction using subordinate microthreads**
 Chappell, R.S.; Tseng, F.; Yoaz, A.; Patt, Y.N.;
[Computer Architecture, 2002. Proceedings. 29th Annual International Symposium on](#)
 25-29 May 2002 Page(s):307 - 317
 Digital Object Identifier 10.1109/ISCA.2002.1003588
[AbstractPlus](#) | Full Text: [PDE\(389 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- 5. Utilising parallel resources by speculation**
 Unger, A.; Zehendner, E.; Ungerer, T.;
[Parallel and Distributed Processing, 1999. PDP '99. Proceedings of the Seventh Euromicro Works](#)
 3-5 Feb. 1999 Page(s):339 - 343
 Digital Object Identifier 10.1109/EMPDP.1999.746697

[AbstractPlus](#) | Full Text: [PDF](#)(908 KB) IEEE CNF
[Rights and Permissions](#)

6. **A simple mechanism for detecting ineffectual instructions in slipstream processors**
Koppanalil, J.J.; Rotenberg, E.;
[Computers, IEEE Transactions on](#)
Volume 53, Issue 4, April 2004 Page(s):399 - 413
Digital Object Identifier 10.1109/TC.2004.1268397
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(1452 KB) IEEE JNL
[Rights and Permissions](#)
7. **Thread partitioning and value prediction for exploiting speculative thread-level parallelism**
Marcuello, P.; Gonzalez, A.; Tubella, J.;
[Computers, IEEE Transactions on](#)
Volume 53, Issue 2, Feb 2004 Page(s):114 - 125
Digital Object Identifier 10.1109/TC.2004.1261823
[AbstractPlus](#) | Full Text: [PDF](#)(2143 KB) IEEE JNL
[Rights and Permissions](#)
8. **High-performance and low-cost dual-thread VLIW processor using Weld architecture paradigm**
Ozer, E.; Conte, T.M.;
[Parallel and Distributed Systems, IEEE Transactions on](#)
Volume 16, Issue 12, Dec. 2005 Page(s):1132 - 1142
Digital Object Identifier 10.1109/TPDS.2005.150
[AbstractPlus](#) | Full Text: [PDF](#)(1440 KB) IEEE JNL
[Rights and Permissions](#)
9. **NMOS device characteristics in electron-beam-recrystallized SOI**
Thompson, L.R.; Buser, J.R.; Meyer, J.D.; Moore, C.A.; Fukumoto, J.T.; Collins, G.J.;
[Electron Devices, IEEE Transactions on](#)
Volume 40, Issue 7, July 1993 Page(s):1270 - 1276
Digital Object Identifier 10.1109/16.216432
[AbstractPlus](#) | Full Text: [PDF](#)(620 KB) IEEE JNL
[Rights and Permissions](#)
10. **SMT layout overhead and scalability**
Burns, J.; Gaudiot, J.-L.;
[Parallel and Distributed Systems, IEEE Transactions on](#)
Volume 13, Issue 2, Feb. 2002 Page(s):142 - 155
Digital Object Identifier 10.1109/71.983942
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(514 KB) IEEE JNL
[Rights and Permissions](#)
11. **Exploiting Postdominance for Speculative Parallelization**
Mayank Agarwal; Kshitiz Malik; Kevin M. Woley; Sam S. Stone; Matthew I. Frank;
[High Performance Computer Architecture, 2007. HPCA 2007. IEEE 13th International Symposium](#)
Feb. 2007 Page(s):295 - 305
Digital Object Identifier 10.1109/HPCA.2007.346207
[AbstractPlus](#) | Full Text: [PDF](#)(13260 KB) IEEE CNF
[Rights and Permissions](#)
12. **Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Application**
Hongtao Zhong; Steven A. Lieberman; Scott A. Mahlke;
[High Performance Computer Architecture, 2007. HPCA 2007. IEEE 13th International Symposium](#)
Feb. 2007 Page(s):25 - 36
Digital Object Identifier 10.1109/HPCA.2007.346182
[AbstractPlus](#) | Full Text: [PDF](#)(415 KB) IEEE CNF
[Rights and Permissions](#)

13. **Loop Scheduling for Multithreaded Processors**
 Dimitriou, G.; Polychronopoulos, C.;
[Parallel Computing in Electrical Engineering, 2004. PARELEC 2004. International Conference on](#)
 7-10 Sept. 2004 Page(s):361 - 366
 Digital Object Identifier 10.1109/PCEE.2004.42
[AbstractPlus](#) | Full Text: [PDF](#)(208 KB) IEEE CNF
[Rights and Permissions](#)
14. **Speculative synchronization and thread management for fine granularity threads**
 Gontmakher, A.; Mendelson, A.; Schuster, A.; Shklover, G.;
[High-Performance Computer Architecture, 2006. The Twelfth International Symposium on](#)
 11-15 Feb. 2006 Page(s):278 - 287
 Digital Object Identifier 10.1109/HPCA.2006.1598136
[AbstractPlus](#) | Full Text: [PDF](#)(603 KB) IEEE CNF
[Rights and Permissions](#)
15. **Branch prediction topologies for SMT architectures**
 Dal Pizzol, G.; Navaux, P.O.A.; Pilla, M.L.;
[Computer Architecture and High Performance Computing, 2005. SBAC-PAD 2005. 17th Internatio](#)
 24-27 Oct. 2005 Page(s):118 - 125
 Digital Object Identifier 10.1109/CAHPC.2005.16
[AbstractPlus](#) | Full Text: [PDF](#)(688 KB) IEEE CNF
[Rights and Permissions](#)
16. **Dual-core execution: building a highly scalable single-thread instruction window**
 Huiyang Zhou;
[Parallel Architectures and Compilation Techniques, 2005. PACT 2005. 14th International Conferen](#)
 17-21 Sept. 2005 Page(s):231 - 242
 Digital Object Identifier 10.1109/PACT.2005.18
[AbstractPlus](#) | Full Text: [PDF](#)(232 KB) IEEE CNF
[Rights and Permissions](#)
17. **Two-Path Limited Speculation Method for Static/Dynamic Optimization in Multithreaded Sys**
 Yokota, T.; Saito, M.; Furukawa, F.; Ootsu, K.; Baba, T.;
[Parallel and Distributed Computing, Applications and Technologies, 2005. PDCAT 2005. Sixth Inte](#)
 05-08 Dec. 2005 Page(s):46 - 50
 Digital Object Identifier 10.1109/PDCAT.2005.244
[AbstractPlus](#) | Full Text: [PDF](#)(216 KB) IEEE CNF
[Rights and Permissions](#)
18. **Polling Watchdog: Combining Polling and Interrupts for Efficient Message Handling**
 Gao, G.R.; Hum, H.H.J.; Theobald, K.B.; Xin-Min Tian; Maquelin, O.;
[Computer Architecture, 1996 23rd Annual International Symposium on](#)
 22-24 May 1996 Page(s):179 - 179
 Digital Object Identifier 10.1109/ISCA.1996.10006
[AbstractPlus](#) | Full Text: [PDF](#)(960 KB) IEEE CNF
[Rights and Permissions](#)
19. **Design and Use of the CPAN Branch & Bound for the Solution of the Travelling Salesman Pr**
 Tunon, M.I.C.; Lopez, M.R.;
[Electronics, Communications and Computers, 2005. CONIELECOMP 2005. Proceedings. 15th Inte](#)
 28-02 Feb. 2005 Page(s):262 - 267
 Digital Object Identifier 10.1109/CONIEL.2005.33
[AbstractPlus](#) | Full Text: [PDF](#)(144 KB) IEEE CNF
[Rights and Permissions](#)

- ☐ **20. A minimal dual-core speculative multi-threading architecture**
Srinivasan, S.T.; Akkary, H.; Holman, T.; Lai, K.;
[Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings. IEEE Inter](#)
[on](#)
11-13 Oct. 2004 Page(s):360 - 367
Digital Object Identifier 10.1109/ICCD.2004.1347947
[AbstractPlus](#) | Full Text: [PDF](#)(319 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **21. Loop scheduling for multithreaded processors**
Dimitriou, G.; Polychronopoulos, C.;
[Parallel Computing in Electrical Engineering, 2004. International Conference on](#)
7-10 Sept. 2004 Page(s):361 - 366
Digital Object Identifier 10.1109/PCEE.2004.1335651
[AbstractPlus](#) | Full Text: [PDF](#)(343 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **22. Architectural characterization of an XML-centric commercial server workload**
Padma Apparao; Ravi Iyer; Morin, R.; Naren Nayak; Mahesh Bhat; Halliwell, D.; Steinberg, W.;
[Parallel Processing, 2004. ICPP 2004. International Conference on](#)
2004 Page(s):292 - 300 vol.1
Digital Object Identifier 10.1109/ICPP.2004.1327935
[AbstractPlus](#) | Full Text: [PDF](#)(303 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **23. Performance estimation of virtual duplex systems on simultaneous multithreaded processors**
Fechner, B.; Keller, J.; Sobe, P.;
[Parallel and Distributed Processing Symposium, 2004. Proceedings. 18th International](#)
26-30 April 2004 Page(s):210
Digital Object Identifier 10.1109/IPDPS.2004.1303241
[AbstractPlus](#) | Full Text: [PDF](#)(1393 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **24. Aggressive compiler optimization and parallelization with thread-level speculation**
Li-Ling Chen; Youfeng Wu;
[Parallel Processing, 2003. Proceedings. 2003 International Conference on](#)
2003 Page(s):607 - 614
Digital Object Identifier 10.1109/ICPP.2003.1240629
[AbstractPlus](#) | Full Text: [PDF](#)(293 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **25. Hardware support for control transfers in code caches**
Kim, H.-S.; Smith, J.E.;
[Microarchitecture, 2003. MICRO-36. Proceedings. 36th Annual IEEE/ACM International Symposium on](#)
2003 Page(s):253 - 264
Digital Object Identifier 10.1109/MICRO.2003.1253200
[AbstractPlus](#) | Full Text: [PDF](#)(440 KB) IEEE CNF
[Rights and Permissions](#)

[View](#)



Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "((thread* <and> branch* <and> (parallel*, concurrent*, simultaneous*))<in>meta..."

☒ e-mail

Your search matched 55 of 1557368 documents.

A maximum of 55 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

[View Session History](#)
[New Search](#)

» Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

☐ Check to search only within this results set

 Display Format: ☒ Citation ☐ Citation & Abstract

- ☐ **26. Solving the protein threading problem in parallel**
 Yanev, N.; Andonov, R.;
[Parallel and Distributed Processing Symposium, 2003. Proceedings. International](#)
 22-26 April 2003 Page(s):8 pp.
 Digital Object Identifier 10.1109/IPDPS.2003.1213295
[AbstractPlus](#) | Full Text: [PDF](#)(309 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **27. Proceedings the Ninth International Symposium on High-Performance Computer Architecture**
[High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings. The Ninth International](#)
 8-12 Feb. 2003
 Digital Object Identifier 10.1109/HPCA.2003.1183518
[AbstractPlus](#) | Full Text: [PDF](#)(237 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **28. Transparent threads: resource sharing in SMT processors for high single-thread performance**
 Dorai, G.K.; Yeung, D.;
[Parallel Architectures and Compilation Techniques, 2002. Proceedings. 2002 International Conference](#)
 22-25 Sept. 2002 Page(s):30 - 41
 Digital Object Identifier 10.1109/PACT.2002.1105971
[AbstractPlus](#) | Full Text: [PDF](#)(366 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **29. Out-of-order instruction fetch using multiple sequencers**
 Oberoi, P.; Sohi, G.;
[Parallel Processing, 2002. Proceedings. International Conference on](#)
 18-21 Aug. 2002 Page(s):14 - 23
 Digital Object Identifier 10.1109/ICPP.2002.1040855
[AbstractPlus](#) | Full Text: [PDF](#)(279 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **30. Boosting SMT performance by speculation control**
 Luo, K.; Franklin, M.; Mukherjee, S.S.; Sezne, A.;
[Parallel and Distributed Processing Symposium... Proceedings. 15th International](#)
 23-27 April 2001 Page(s):9 pp.
 Digital Object Identifier 10.1109/IPDPS.2001.924929

[AbstractPlus](#) | Full Text: [PDF](#)(160 KB) IEEE CNF

[Rights and Permissions](#)

31. **Dynamically allocating processor resources between nearby and distant ILP**
Balasubramonian, R.; Dwarkadas, S.; Albonesi, D.H.;
[Computer Architecture, 2001. Proceedings. 28th Annual International Symposium on](#)
30 June-4 July 2001 Page(s):26 - 37
Digital Object Identifier 10.1109/ISCA.2001.937428
[AbstractPlus](#) | Full Text: [PDF](#)(200 KB) IEEE CNF
[Rights and Permissions](#)
32. **Speculative data-driven multithreading**
Roth, A.; Sohi, G.S.;
[High-Performance Computer Architecture, 2001. HPCA. The Seventh International Symposium on](#)
19-24 Jan. 2001 Page(s):37 - 48
Digital Object Identifier 10.1109/HPCA.2001.903250
[AbstractPlus](#) | Full Text: [PDF](#)(1148 KB) IEEE CNF
[Rights and Permissions](#)
33. **Evaluating the effects of branch prediction accuracy on the performance of SMT architecture**
Goncalves, R.; Pilla, M.; Pizzol, G.; Santos, T.; Santos, R.; Navaux, P.;
[Parallel and Distributed Processing, 2001. Proceedings. Ninth Euromicro Workshop on](#)
7-9 Feb. 2001 Page(s):355 - 362
Digital Object Identifier 10.1109/EMPDP.2001.905062
[AbstractPlus](#) | Full Text: [PDF](#)(704 KB) IEEE CNF
[Rights and Permissions](#)
34. **Workload characterization of multithreaded Java servers on two PowerPC processors**
Seshadri, P.; Mericas, A.;
[Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop on](#)
2 Dec. 2001 Page(s):36 - 44
[AbstractPlus](#) | Full Text: [PDF](#)(725 KB) IEEE CNF
[Rights and Permissions](#)
35. **Transient fault detection via simultaneous multithreading**
Reinhardt, S.K.; Mukherjee, S.S.;
[Computer Architecture, 2000. Proceedings of the 27th International Symposium on](#)
2000 Page(s):25 - 36
[AbstractPlus](#) | Full Text: [PDF](#)(1412 KB) IEEE CNF
[Rights and Permissions](#)
36. **Micro-threading: a new approach to future RISC**
Jesshope, C.; Luo, B.;
[Computer Architecture Conference, 2000. ACAC. 2000. 5th Australasian](#)
31 Jan.-3 Feb. 2000 Page(s):34 - 41
Digital Object Identifier 10.1109/ACAC.2000.824320
[AbstractPlus](#) | Full Text: [PDF](#)(136 KB) IEEE CNF
[Rights and Permissions](#)
37. **Branch prediction in multi-threaded processors**
Gummaraju, J.; Franklin, M.;
[Parallel Architectures and Compilation Techniques, 2000. Proceedings. International Conference on](#)
15-19 Oct. 2000 Page(s):179 - 188
Digital Object Identifier 10.1109/PACT.2000.888342
[AbstractPlus](#) | Full Text: [PDF](#)(896 KB) IEEE CNF
[Rights and Permissions](#)
38. **A study of sllpstream processors**
Purser, Z.; Sundaramoorthy, K.; Rotenberg, E.;

[Microarchitecture, 2000. MICRO-33. Proceedings. 33rd Annual IEEE/ACM International Symposium](#)
10-13 Dec. 2000 Page(s):269 - 280
Digital Object Identifier 10.1109/MICRO.2000.898077
[AbstractPlus](#) | [Full Text: PDF\(1024 KB\)](#) IEEE CNF
[Rights and Permissions](#)

39. **A quantitative assessment of thread-level speculation techniques**
Marcuello, P.; Gonzalez, A.;
[Parallel and Distributed Processing Symposium, 2000. IPDPS 2000. Proceedings. 14th International](#)
1-5 May 2000 Page(s):595 - 601
Digital Object Identifier 10.1109/IPDPS.2000.846040
[AbstractPlus](#) | [Full Text: PDF\(112 KB\)](#) IEEE CNF
[Rights and Permissions](#)
40. **Multi-thread VLIW processor architecture for HDTV decoding**
Hansoo Kim; Woo-Seung Yang; Myoung-Cheol Shin; Seung-Jai Min; Seong-Ok Bae; In-Cheol Park
[Custom Integrated Circuits Conference, 2000. CICC. Proceedings of the IEEE 2000](#)
21-24 May 2000 Page(s):559 - 562
Digital Object Identifier 10.1109/CICC.2000.852730
[AbstractPlus](#) | [Full Text: PDF\(384 KB\)](#) IEEE CNF
[Rights and Permissions](#)
41. **The use of multithreading for exception handling**
Zilles, C.B.; Emer, J.S.; Sohi, G.S.;
[Microarchitecture, 1999. MICRO-32. Proceedings. 32nd Annual International Symposium on](#)
16-18 Nov. 1999 Page(s):219 - 229
Digital Object Identifier 10.1109/MICRO.1999.809460
[AbstractPlus](#) | [Full Text: PDF\(72 KB\)](#) IEEE CNF
[Rights and Permissions](#)
42. **Predicting the usefulness of a block result: a micro-architectural technique for high-performance processors**
Musoll, E.;
[Microarchitecture, 1999. MICRO-32. Proceedings. 32nd Annual International Symposium on](#)
16-18 Nov. 1999 Page(s):238 - 247
Digital Object Identifier 10.1109/MICRO.1999.809462
[AbstractPlus](#) | [Full Text: PDF\(248 KB\)](#) IEEE CNF
[Rights and Permissions](#)
43. **Compiling Esterel into sequential code**
Edwards, S.A.;
[Hardware/Software Codesign, 1999. \(CODES '99\) Proceedings of the Seventh International Works](#)
3-5 May 1999 Page(s):147 - 151
Digital Object Identifier 10.1109/HSC.1999.777410
[AbstractPlus](#) | [Full Text: PDF\(368 KB\)](#) IEEE CNF
[Rights and Permissions](#)
44. **Simultaneous subordinate microthreading (SSMT)**
Chappell, R.S.; Stark, J.; Kim, S.P.; Reinhardt, S.K.; Patt, Y.N.;
[Computer Architecture, 1999. Proceedings of the 26th International Symposium on](#)
2-4 May 1999 Page(s):186 - 195
Digital Object Identifier 10.1109/ISCA.1999.765950
[AbstractPlus](#) | [Full Text: PDF\(116 KB\)](#) IEEE CNF
[Rights and Permissions](#)
45. **Instruction recycling on a multiple-path processor**
Wallace, S.; Tullsen, D.M.; Calder, B.;
[High-Performance Computer Architecture, 1999. Proceedings. Fifth International Symposium On](#)
9-13 Jan. 1999 Page(s):44 - 53

Digital Object Identifier 10.1109/HPCA.1999.744323

[AbstractPlus](#) | Full Text: [PDF](#)(116 KB) IEEE CNF
[Rights and Permissions](#)

☐ **46. Confidence estimation for speculation control**

Grunwald, D.; Klauser, A.; Manne, S.; Pleszkun, A.;
[Computer Architecture, 1998. Proceedings. The 25th Annual International Symposium on](#)
27 June-1 July 1998 Page(s):122 - 131
Digital Object Identifier 10.1109/ISCA.1998.694768

[AbstractPlus](#) | Full Text: [PDF](#)(1872 KB) IEEE CNF
[Rights and Permissions](#)

☐ **47. Threaded multiple path execution**

Wallace, S.; Calder, B.; Tullsen, D.M.;
[Computer Architecture, 1998. Proceedings. The 25th Annual International Symposium on](#)
27 June-1 July 1998 Page(s):238 - 249
Digital Object Identifier 10.1109/ISCA.1998.694778

[AbstractPlus](#) | Full Text: [PDF](#)(136 KB) IEEE CNF
[Rights and Permissions](#)

☐ **48. Revolver: a high-performance MIMD architecture for collision free computing**

Oberg, J.; Ellervee, P.;
[Euromicro Conference, 1998. Proceedings. 24th](#)
Volume 1, 25-27 Aug. 1998 Page(s):301 - 308 vol.1
Digital Object Identifier 10.1109/EURMIC.1998.711814

[AbstractPlus](#) | Full Text: [PDF](#)(596 KB) IEEE CNF
[Rights and Permissions](#)

☐ **49. A dynamic multithreading processor**

Akkary, H.; Driscoll, M.A.;
[Microarchitecture, 1998. MICRO-31. Proceedings. 31st Annual ACM/IEEE International Symposium](#)
30 Nov.-2 Dec. 1998 Page(s):226 - 236
Digital Object Identifier 10.1109/MICRO.1998.742784

[AbstractPlus](#) | Full Text: [PDF](#)(108 KB) IEEE CNF
[Rights and Permissions](#)

☐ **50. Limitation of branch predictors: a case for multithreaded architectures**

Golla, P.N.; Lin, E.C.;
[Southeastcon '98. Proceedings. IEEE](#)
24-26 April 1998 Page(s):138 - 143
Digital Object Identifier 10.1109/SECON.1998.673312

[AbstractPlus](#) | Full Text: [PDF](#)(668 KB) IEEE CNF
[Rights and Permissions](#)

[View](#)

Indexed by
 Inspec®

[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IE